## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Kiyoshi Kato

Art Unit :

2825

Serial No.: 10/595,567 Filed: April 27, 2006 Examiner :

Magid Y Dimyan

· ..., ..., ..., ..., ...

Confirmation No.:

2837

Title : SEMICONDUCTOR INTEGRATED CIRCUIT AND DESIGN METHOD

Notice of Allowance Date: November 13, 2008

THEREOF

MAIL STOP ISSUE FEE

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

## RESPONSE TO NOTICE OF ALLOWANCE

In response to the Notice of Allowance mailed November 13, 2008, enclosed is a completed issue fee transmittal form PTOL-85b. The amount of \$1,810 for the required issue and publication fees is being paid concurrently herewith on the Electronic Filing System (EFS) by way of Deposit Account authorization. Please apply any additional charges or credits to our Deposit Account No. 06-1050.

Respectfully submitted,

Date: February 12, 2009

Hussein Akhavannik Reg. No. 59,347

Customer No. 26171 Fish & Richardson P.C. Telephone: (202) 783-5070 Facsimile: (202) 783-2331

40546324.doc